Oww, my god, this idea is also in my mind for a long time.
Can we just write the encoder , and generate a decoder automatically?
If use verilog, such an paper can be submitted to both dac and cav and popl.
this is also related to counterexample directed synthesis.
2008年10月27日星期一
订阅:
博文评论 (Atom)
没有评论:
发表评论